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Abstract. Continual scaling of on-chip wiring structures has brought significant challenges for 
materials and processes beyond the 32 nm technology node in microelectronics. Recently three-
dimensional (3-D) integration with through-silicon-vias (TSVs) has emerged as an effective 
solution to meet the future interconnect requirement. Among others, thermo-mechanical 
reliability is a key concern for the development of TSV structures used in die stacking as 3-D 
interconnects. This paper examines the effects of thermally induced stresses on interfacial 
reliability of TSV structures. First, three-dimensional distribution of the thermal stress near the 
TSV and the wafer surface is analyzed. Using a linear superposition method, a semi-analytic 
solution is developed for a simplified structure consisting of a single TSV embedded in a silicon 
(Si) wafer. The solution is verified for relatively thick wafers by comparing to numerical results 
from finite element analysis (FEA). The stress analysis suggests interfacial delamination as a 
potential failure mechanism for the TSV structure. An analytical solution is then obtained for the 
steady-state energy release rate as the upper bound for the interfacial fracture driving force, 
while the effect of crack length is evaluated numerically by FEA. With these results, the effects 
of the TSV dimensions (e.g., via diameter and wafer thickness) on the interfacial reliability are 
elucidated. Furthermore, the effects of via material properties are discussed. 
Keywords: Through-Silicon via, thermal stress, interfacial delamination 
PACS: 46.50.+a 
INTRODUCTION 
Continual scaling of microelectronic devices has brought serious challenges to the 
materials and processes of on-chip interconnect beyond the 32 nm technology node 
[1]. The 3-D integration presents an effective solution as a system approach, which 
has generated significant interests recently to develop 3-D interconnects [2-4]. A 
critical structural element in 3-D integration is the through-silicon via (TSV), which 
directly connects stacked structures die-to-die. The TSVs may assume various 
structural configurations such as fully filled TSV, annular TSV, TSV with ‘nail head’, 
and TSV with buffer layers (see Fig. 1). Use of TSVs in 3-D integration can 
effectively improve system performance and reduce manufacturing costs [5-7]. 
Due to the mismatch in the coefficients of thermal expansion (CTEs) of the via 
materials and Si, thermal stresses are ubiquitously induced during processing and 
thermal cycling of TSV structures, which can potentially degrade the performance of 
stress-sensitive devices around the TSVs [8, 9] or drive crack growth in 3-D 
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interconnects [9-13]. Therefore, the success of 3-D integration largely relies on the 
characteristics of thermo-mechanical stresses developed in the system and its impact 
on performance and reliability. Finite element methods have been used to numerically 
analyze the thermo-mechanical stresses in 3-D integrated structures [9-13], typically 
complicated by specific material processes and structural designs. To assess the 
themo-mechanical reliability of TSV structures, the driving forces for both cohesive 
and interfacial crack growth were calculated [12, 13]. In addition to these numerical 
studies, a simple analytical approach based on a 2-D model was used to analyze the 
thermomechanical interactions in TSV arrays [14]. However, the 2-D solution does 
not capture the 3-D nature of the stress field near the wafer surface around a TSV. 
Determination of the near-surface stresses is critical due to the fact that the active 
devices are usually located at the wafer surface. 
In this paper, a semi-analytic 3-D solution is developed for an isolated TSV 
embedded in the silicon wafer (Fig. 1a), which compares closely with numerical 
results obtained by finite element analysis (FEA) for TSV structures with relatively 
thick wafers. We then focus on the interfacial reliability of TSV, for which an 
analytical solution is obtained for the steady-state energy release rate. Based on these 
results, the effects of the TSV materials and geometries on interfacial reliability are 
investigated. 
 
 
                            (a) Fully filled TSV                                              (b) TSV with a dielectric buffer 
 
          
        (c) TSV with a nail head       (d) Annular TSV 
 
FIGURE 1. Schematics of through-silicon vias (TSVs) in various structural forms. 
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THREE-DIMENSIONAL STRESS ANALYSIS 
Consider a single TSV embedded in an infinite Si wafer (Fig. 1a). The stress field 
induced by differential thermal expansion in the via and Si is three-dimensional in 
nature. As a prerequisite for the study of stress-related phenomena, we assume in the 
present study that all materials are isotropic and linearly elastic. Under the assumption 
of linear elasticity, the stress field in the TSV structure can be obtained by 
superposition of the two problems sketched in Fig. 2. In Problem A, the system is 
subjected to a thermal loading (ΔT) and a uniform stress ( zσ ) on the surfaces of the 
via, so that the stress field is homogeneous in the via. To recover the traction-free 
boundary condition on the surfaces in the original problem, the normal stress on the 
surface is removed by superimposing Problem B, in which the via is subjected to a 
pressure of the same magnitude ( zp σ= ) at both ends, but no thermal load. Problem A 
can be solved analytically, while an approximate solution to Problem B can be 
obtained semi-analytically. The same method was previously used to determine the 
stress field in fiber-reinforced intermetallic composites [15].  
 
 
          (a)             (b)            (c) 
 
FIGURE 2. Illustration of the method of superposition to obtain the semi-analytical solution for the 
thermal stresses in a TSV structure: (a) the original problem; (b) Problem A; (c) Problem B. 
 
The exact solution to Problem A in Fig. 2b is identical to the 2-D plane-strain 
solution to the classical Lame problem in elasticity [16]. The thermal stress in the via 
is uniform and tri-axial, with the following components: 
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where rσ , θσ , and zσ  are the radial, circumferential, and axial stresses, respectively, 
and ( ) TmfT Δααε −=  is the thermal mismatch strain. The material properties,α , E , 
ν , are the coefficient of thermal expansion (CTE), Young’s modulus, and Poisson’s 
ratio, with the subscripts f  and m  for the via (fiber) and Si (matrix), respectively. In 
contrast, the stress field in Si ( 2/fDr > ) is non-uniform and bi-axial: 
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where fD is the diameter of the TSV and r  is the radial coordinate measured from the 
center of the via. The stress field in Eqs. (1-2) can be simplified by neglecting the 
elastic mismatch between the via and Si, with EEE mf ==  and vvv mf ==  as given 
in the previous studies [13, 14]. 
The above 2-D solution does not satisfy the traction-free boundary condition on the 
surfaces in the original problem (Fig. 1a) because of the presence of the axial stress 
( Azσ ) in the via. This is corrected by superimposing Problem B in Fig. 2, with a 
uniform axial stress of the same magnitude acting at both ends of the TSV in the 
opposite direction (i.e., Azp σ= ). The stress field due to the surface pressure is 
typically localized near the ends of the via. Thus, the stress distribution in Eqs. (1-2) is 
an accurate solution far away from the ends of the TSV, especially for high aspect-
ratio (height/diameter, or fDH / ) TSVs embedded in a thick wafer. However, the 
correction due to Problem B renders a very different stress distribution near the wafer 
surface around the TSV. For a relatively thin wafer, the stress in the entire via and its 
surrounding can be affected and thus different from the 2-D solution. In the following, 
we first develop a semi-analytical solution to Problem B for a thick wafer and then 
study the effect of wafer thickness numerically by FEA. 
Focusing on the near-surface stress field for Problem B in Fig. 2, we consider a 
semi-infinite wafer subject to a uniform pressure on the surface over a circular area of 
diameter fD . For simplicity, we neglect the elastic mismatch between the via and Si, 
so that ( )νεσ −−== 1/TAz Ep . Consequently, the solution can be obtained in an 
integral form based on the 3-D solution to the classical Boussinesq problem in 
elasticity [16, 17]. The stress field is axi-symmetric, varying with both r  and z  in the 
cylindrical coordinate with z = 0 at the surface.  
 
   
            (a) Axial stress )( zσ           (b) Shear stress )( rzσ  
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   (c) Radial stress )( rσ            (d) Circumferential stress )( θσ  
FIGURE 3. Near-surface stress distributions predicted by the semi-analytical solution. The stress 
magnitude is normalized by ( )νε −−= 1/TEp . 
 
The near-surface stress distribution around the via is then obtained by adding the 
stress distributions for Problem B onto Eqs. (1-2) for both the via and the Si wafer, 
i.e., 
B
z
A
zz σσσ += , etc. The contours of the overall stress distribution are plotted in 
Figure 3, where the stress magnitude is normalized by the pressure p . Figure 3a 
shows that the normal stress zσ  is zero on the surface ( 0=z ), as required by the 
traction-free boundary condition. The normal stress is non-uniform in the via and Si 
near the surface. Unlike the 2-D solution, the shear stress ( zrσ ) is not zero near the 
end of the via (Fig. 3b). In fact, a concentration of the shear stress is predicted at the 
junction between the surface ( 0=z ) and via/Si interface ( 2/fDr = ), which can 
contribute to the driving force to cause interfacial delamination. The distributions of 
the radial stress ( rσ ) and the circumferential stress ( θσ ) near the end of TSV (Figs. 3c 
and 3d) are also very different from the predictions by the 2-D solution. Depending on 
the sign of the thermal mismatch strain, ( ) TmfT Δααε −= , the stresses can be either 
tensile or compressive. For example, if mf αα > , 0<p   for heating ( 0>ΔT ) and 
0>p   for cooling ( 0<ΔT ). For the case of cooling, the radial stress is tensile along 
the via/Si interface, which can contribute to the driving force for interfacial 
delamination. The radial stress is also tensile in Si near the surface, which may cause 
circumferential cracking (C-cracks) of the Si. During heating, the circumferential 
stress is tensile in Si, which may cause radial cracks (R-cracks) in Si. For both heating 
and cooling, the presence of the shear stress ( rzσ ) along the TSV/Si interface can 
induce interfacial failure by delamination.  
To verify the semi-analytic solution, finite element analysis (FEA) is performed 
using the commercial package, ABAQUS (v6.8). Since the thickness of the Si wafer is 
one of the key design parameters for the TSV structure, the effect of wafer thickness 
on thermal stress distribution is examined by FEA models with two different 
thicknesses. The model structure is shown in Fig. 1a, with the TSV diameter 30=fD  
μm and the wafer thickness 300=H  μm and 60 μm. A negative thermal loading 
(cooling), 250−=TΔ ºC, is assumed. The material properties are: 110== mf EE  GPa, 
35.0== mf vv , and 17=fα ppm/ºC and 3.2=mα  ppm/ºC. The model is an 
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approximation to a Cu TSV in Si, neglecting the elastic mismatch between Cu and Si. 
In practice a thin barrier layer is typically needed between the Cu via and Si, which 
has minimal effects on the stress distribution and is thus ignored here.  
 
   
        (a) Axial stress at the via center.                (b) Shear stress at the TSV/Si interface. 
 
 
    (c) Radial stress at the TSV/Si interface. 
 
FIGURE 4. Effect of wafer thickness on stress distributions ( 30=fD µm and 250−=TΔ ºC). 
 
Figure 4 shows the FEA results, in comparison with the semi-analytical solution. 
First, the axial stress ( zσ ) along the center line of the TSV (r = 0) shows a transition 
from zero stress at the surface (z = 0) to a tensile stress away from the surface (Fig. 
4a). For the thick wafer ( 10/ =fDH ), the FEA result shows excellent agreement with 
the analytical solution, both approaching the 2-D solution (the dashed line) away from 
the surface. For the thin wafer ( 2/ =fDH ), however, the axial stress in the TSV is 
significantly lower, due to close proximity of the two free surfaces. The shear and 
radial stresses along the TSV/Si interface ( 2/fDr = ) are shown in Figs. 4b and 4c, 
respectively. Again, the semi-analytical solution compares closely with the FEA 
results for the thick wafer. By symmetry, the shear stress is zero at the mid-plane of 
the wafer ( 5.0/ =Hz ). Based on an asymptotic analysis of the semi-analytical 
solution [17], the magnitude of the shear stress at the interface approaches a finite 
value ( πσ /prz −→ ) at the surface (z = 0). In between, the variation of the shear stress 
depends on the wafer thickness. Similarly, the radial stress ( rσ ) at the interface 
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approaches a finite value ( pr )5.0( νσ −→ ) at z = 0 and approaches the 2-D solution 
(the dashed line, pr 5.0→σ ) far away from the surface. For the thinner wafer, the 
radial stress is slightly higher near the surface but is lower elsewhere.  
It is seen from Fig. 4 that the 2-D plane-strain solution only predicts stresses far 
away from the wafer surface, while the semi-analytical 3-D solution is a good 
approximation everywhere for relatively thick wafers (e.g., 10/ >fDH ). Neither 
solution is applicable for relatively thin wafers.  
ANALYSIS OF INTERFACIAL DELAMINATION 
The stress analysis in the previous section suggests a potential failure mechanism of 
the TSV structure due to interfacial delamination. Figure 5 depicts two modes of 
interfacial delamination for a fully-filled TSV structure. With a negative thermal load 
( 0<TΔ ), the radial stress along the via/Si interface is tensile (assuming mf αα > ). 
Consequently, the interfacial delamination crack may grow in a mixed mode (peeling 
and shearing). With a positive thermal load ( 0>TΔ ), however, the radial stress is 
compressive which does not contribute to the driving force for delamination. This 
results in an interfacial crack with a pure shearing mode (mode II). In this case, the 
two crack faces are in contact and may be subject to friction. For simplicity, we 
assume a frictionless contact in the present study. In the following, we first develop 
analytical solutions for the steady-state energy release rates of the interfacial crack, 
under both cooling and heating conditions. The analytical solutions are then compared 
to finite element analysis, which is extended to study the effects of crack length and 
wafer thickness on the fracture driving force. 
 
 
(a) Cooling (ΔT < 0)    (b) Heating (ΔT > 0) 
 
FIGURE 5. Schematics of interfacial delamination of TSV under cooling and heating conditions. 
 
For a TSV with a relatively high aspect ratio ( fDH / ), the energy release rate for 
interfacial delamination reaches a steady state when the crack length is several times 
greater than the via diameter. Since the energy release rate is usually lower for shorter 
cracks, the steady-state value sets an upper bound for the fracture driving force, which 
may be used as the critical condition for conservative design of reliable TSV 
structures.  
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Consider an infinitely long fiber (TSV) in an infinite matrix (Si wafer), with a semi-
infinite, circumferential crack along the interface and subjected to a thermal load 
( TΔ ). The steady-state energy release rate for the interfacial crack growth is obtained 
by comparing the elastic strain energy far ahead of the crack front and that far behind 
the crack front. While the stress field near the crack front is complicated with 
singularity, it translates in a steady state as the crack front advances. Far ahead of the 
crack front, the stress field can be obtained analytically by solving the 2-D plane-strain 
problem (Problem A in Fig. 2). Far behind the crack front, since the TSV is debonded 
from Si, the stress is relaxed in both the via and Si. For the case of cooling ( 0<TΔ ), 
the stress is zero in both TSV and Si. For heating ( 0>TΔ ), however, the contact 
between the crack faces induces a stress field similar to Problem A, but the axial stress 
( zσ ) in the via is zero under the assumption of frictionless contact. 
For the case of cooling, the steady-state energy release rate is obtained as [25] 
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where ( ) ( )mfmf EEEE +−= /α  is the Dundur’s parameter for elastic mismatch 
between the TSV and Si, with ( )21/ vEE −= . If the elastic mismatch is neglected 
(i.e., 0=α
 
and ννν == mf ), Eq. (3) is reduced to a simpler form: 
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Under the heating condition (ΔT > 0), due to the contact of the crack faces (Fig. 
5b), the stress state in the TSV far behind the crack front is equi-biaxial: 
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Correspondingly, the stress field in the matrix (Si) is 
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Therefore, the steady-state energy release rate for heating is 
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Again, a simpler result can be obtained by neglecting the elastic mismatch, namely 
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We note the following from the analytical solutions. First, the steady-state energy 
release rate for interfacial delamination is linearly proportional to the TSV diameter, 
which may set an upper bound for the via diameter in order to avoid delamination. 
Second, the energy release rate is proportional to the square of the thermal mismatch 
strain, ( ) TmfT Δ−= ααε . Thus the delamination driving force can be reduced by 
either using TSV materials with smaller thermal expansion mismatch ( mf αα − ) 
and/or by reducing the thermal loads ( TΔ ). Third, the energy release rate for 
interfacial delamination increases with the elastic modulus of the TSV material; 
however, the effect is less prominent than the effect of the thermal expansion 
mismatch. Finally, a comparison between Eq. (4) and (8) indicates that, with the same 
magnitude for the thermal load ( TΔ ), the driving force for interfacial delamination 
under cooling is about twice of that under heating. Furthermore, we note that the 
energy release rate should be compared to the adhesion energy (fracture toughness) of 
the interface in order to assess the interfacial reliability, as discussed later.  
 
TABLE 1. Thermomechanical properties of the TSV materials used in the present study. 
 
Material CTE (ppm/K) Young’s Modulus (GPa) Poisson’s ratio 
Si 2.3 130 0.28 
Cu 17 110 0.35 
Al 20 70 0.35 
Ni 13 207 0.31 
W 4.4 400 0.28 
BCB 40 3.0 0.34 
 
For a finite-sized TSV structure with a finite interfacial crack, the energy release 
rate depends on both the crack length and the wafer thickness. In Fig. 6 we show the 
energy release rate as a function of the crack length for different TSV diameters with a 
wafer thickness 300=H μm. The material properties for the via and the substrate are 
taken as those of Cu and Si in Table 1. A FEA model of the TSV structure is 
constructed, and the energy release rates are calculated by the method of J-integral in 
ABAQUS. As expected, the energy release rate increases with the crack length and 
approaches the steady-state solution when the crack length is about 2-3 times the via 
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diameter. By comparing the energy release rate to the interfacial adhesion energy, i.e., 
( ) Γ=caG , a critical crack length ( ca ) may be determined, beyond which the 
delamination crack grows unstably. For a conservative design, one may require 
Γ≤SSG
 
so that all cracks remain stable under the prescribed thermal loads. 
 
 
 
FIGURE 6. Effect of crack length on the energy release rate for interfacial delamination of TSVs (H = 
300 μm and 250−=TΔ ºC). 
 
To illustrate the effect of wafer thickness, Fig. 7 shows the energy release rate as a 
function of the crack length for different wafer thicknesses, with the same via diameter 
and thermal load. For a relatively thin wafer, the energy release rate for interfacial 
delamination reaches a maximum and then decreases as the crack length increases, 
approaching the wafer surface on the other side. The maximum energy release rate 
decreases as the wafer thickness decreases. Therefore, the interfacial reliability of 
TSVs may be improved by using thinner wafers, although other effects such as wafer 
handling and Si cracking may limit the use of thin wafers. 
 
 
 
FIGURE 7. Effect of wafer thickness on the energy release rate for interfacial delamination of TSVs 
( 30=fD μm and 250−=TΔ ºC). 
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EFFECTS OF TSV MATERIALS 
Several other metals including aluminum (Al), nickel (Ni), and tungsten (W) have 
been considered to replace Cu as alternative materials for TSVs. The effect of 
materials on interfacial fracture driving force for the fully filled TSVs is evaluated 
using the thermomechanical properties listed in Table I. The steady-state energy 
release rates for the four TSV materials are compared in Fig. 8 under both cooling 
( 250−=ΔT ºC) and heating ( 250=TΔ ºC) conditions, with the same TSV diameter of 
30 microns. Compared to Cu, Al has a lower Young’s modulus but a larger mismatch 
in CTE with Si. Consequently, the driving force for interfacial delamination is higher 
for Al under the same thermal load. In contrast, Ni has a higher Young’s modulus than 
Cu but a lower thermal mismatch, resulting in a lower driving force for delamination. 
Despite the highest Young’s modulus, W has a very small CTE mismatch with Si, and 
thus the delamination driving force is significantly lower than that for the Cu TSV. 
This renders W a particularly attractive material for TSV applications from the 
interfacial reliability perspective.  
For each TSV material, the energy release rate has to be compared with the 
interfacial adhesion energy, i.e., ( ) Γ=caG , to determine a critical crack length ( ca ), 
beyond which the delamination crack grows unstably. The interfacial adhesion varies 
with the TSV material and may be enhanced by using thin adhesive barrier layers 
between the TSV and Si [18]. Energy dissipation due to friction may also increase the 
total fracture energy, especially for the case of heating. In addition, plastic 
deformation of the TSV metals has not been considered in the present study. Plastic 
yielding could partly relax the thermal stress in the via and the Si, thus reducing the 
fracture driving force. Moreover, the energy dissipation during plastic deformation 
could contribute to the overall fracture energy [19]. Therefore, the interfacial 
reliability may be improved by plasticity in the via. However, plastic deformation is 
irrecoverable and could lead to other reliability issues such as dislocations, stress 
voiding and fatigue. Further studies are required to understand the effect of plasticity 
on thermomechanical reliability of TSVs. 
 
 
 
FIGURE 8. Comparison of the steady-state energy release rates for interfacial delamination in TSV 
structures using different via materials ( 30=fD μm). 
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EFFECTS OF DIELECTRIC BUFFER LAYERS 
The present study has considered a much simplified structure with a single TSV 
embedded in Si. In practice, a thin barrier layer and/or a dielectric buffer layer may be 
needed between the TSV and Si. For example, to fabricate Cu TSVs, a dielectric or a 
nitride barrier layer is typically deposited on the via sidewall before Cu electroplating. 
The dielectric layer, which is often made of silicon dioxide with 1~2 μm thickness, 
provides insulation of the TSV from the silicon substrate. Similar to the Cu damascene 
interconnects, the barrier layer is usually made of metallic materials such as Ti, Ta, 
and their respective nitrides, TiN and TaN, with a thickness less than 0.1 μm [20-22]. 
The relatively thin barrier layer has little effect on the thermal stresses and the 
interfacial fracture driving force, but it may play an important role by enhancing the 
interfacial adhesion [18]. On the other hand, the much thicker dielectric buffer layer 
could serve as a stress buffer to reduce the thermal expansion mismatch between the 
TSV and Si, thus reducing the thermal stress and the fracture driving force. For this 
purpose, polymeric materials such as Parylene and BCB (Benzocyclobutene) have 
been used recently to replace the oxide layer [23, 24]. By using a 2~5 μm thick 
polymer buffer layer, the thermal stress in the TSV structure can be considerably 
reduced [13], and the electrical performance can be improved by reducing the 
capacitive coupling [24].  
SUMMARY 
In the present study, the characteristics of thermal stresses in a TSV structure are 
analyzed by a semi-analytical approach and FEA calculations. It is emphasized that 
the three-dimensional near-surface stress distributions are dramatically different from 
the analytical solution based on a simple two-dimensional model. The energy release 
rate for interfacial delamination of TSV is evaluated under both cooling and heating 
conditions, with an analytical solution under the steady-state condition and numerical 
solutions by FEA models. Based on these results, the effects of the TSV dimensions 
(e.g., via diameter and wafer thickness) on the interfacial reliability are elucidated. 
Furthermore, the effects of via material properties and dielectric buffer layers are 
discussed. Together, the potential of materials and structure optimization for 
improving TSV reliability is envisaged as the key for the development of 3D 
interconnects.  
ACKNOWLEDGMENTS 
The authors gratefully acknowledge Semiconductor Research Corporation for the 
financial support of this work. Helpful discussions with Dr. Philip Garrou, Dr. 
Michael Lane, and Dr. Junjun Liu are gratefully acknowledged.  
 
200
 This article is copyrighted as indicated in the article. Reuse of AIP content is subject to the terms at: http://scitation.aip.org/termsconditions.
Downloaded to  IP:  128.83.205.78 On: Thu, 26 Mar 2015 19:11:51
REFERENCES 
1. International Technology Roadmap for Semiconductors (ITRS), 2009. 
2. M.S. Bakir and J.D. Meindl, Integrated interconnect technologies for 3D nanoelectronic systems. 
Artech House, Norwood, MA, 2009. 
3. J. U. Knickerbocker, et al., IBM J. Res. & Dev. 52, 553-569 (2008). 
4. J. Lu, Proc. IEEE 97, 18-30 (2009). 
5. L.W. Schaper, et al., IEEE Trans. Advanced Packaging 28, 356-366 (2005). 
6. K. Sakuma, et al., IBM J. RES. & DEV. 52, 611-622 (2008). 
7. K. Sakuma, N. Nagai, M. Saito, J. Mizuno, and S. Shoji, IEEJ Trans. Electrical and Electronic 
Engineering 4, 339-344 (2009). 
8. S.E. Thompson, G. Sun, Y. Choi, and T. Nishida, IEEE Trans. Electron Dev. 53, 1010-1020 (2006). 
9. A.P. Karmarker, X. Xu, and V. Moroz, Proc. IEEE 47th Annual International Reliability Physics 
Symposium, Montreal, 2009, pp. 682-687. 
10. C.S. Selvanayagam, J.H. Lau, X. Zhang, S.K.W. Seah, K. Vaidyanathan, and T.C. Chai, Electronic 
Components and Technology Conference, 2008, pp. 1073-1081. 
11. N. Ranganathan, K. Prasad, N. Balasubramanian, and K. L. Pey, J. Micromech. Microeng. 18, 
075018 (2008). 
12. X. Liu, Q. Chen, P. Dixit, R. Chatterjee, R. Tummala, and S. Sitaraman, Electronic Components and 
Technology Conference, 2009, pp. 624-629. 
13. K. Lu, X. Zhang, S. Ryu, J. Im, R. Huang, and P.S. Ho, Electronic Components and Technology 
Conference, 2009, pp. 630-634. 
14. K. Lu, X. Zhang, S. Ryu, R. Huang, and P.S. Ho, 10th International Workshop on Stress-Induced 
Phenomena in metallization (AIP Conference Proc. 1143, 2009), pp. 224-230. 
15. T.C. Lu, J. Yang, Z. Suo, A.G. Evans, R. Hecht, and R. Mehrabian, Acta Metall. Mater. 39, 1883-
1890 (1991). 
16. S. Timoshenko and J.N. Goodier, Theory of Elasticity. McGraw-Hill, New York, 1979. p. 403-407. 
17. A.E.H. Love, Philos. Trans. A 228, 377-420 (1929). 
18. M. W. Lane, R. H. Dauskardt, N. Krishna, and I. Hashim, J. Mater. Res. 15, 203-211 (2000).  
19. M. Lane, A. Vainchtein, H. Gao, and R. H. Dauskardt, J. Mater. Res. 15, 2758-2769 (2000). 
20. O. Luhn, C.V. Hoof, W. Ruythooren, and J. Celis, Microelectronic Engineering 85, 1947-1951 
(2008). 
21. G. Druais, et al., Microelectronic Engineering 85, 1957-1961 (2008). 
22. S. Lee, R. Hon, S. Zhang, and C. Wong, Electronic Components and Technology Conference, 2005, 
pp. 795-801. 
23. B. Majeed, N. Pham, D. Tezcan, and E. Beyne, Electronic Components and Technology Conference, 
2008, pp. 1556-1561. 
24. D. Tezcan, et al., Electronic Components and Technology Conference, 2009, pp. 1159-1164. 
25. S.-K. Ryu, K.-H. Lu, X. Zhang, J. Im, P.S. Ho, and R. Huang, IEEE Trans. Device and Materials 
Reliability, accepted for publication, August 2010. 
201
 This article is copyrighted as indicated in the article. Reuse of AIP content is subject to the terms at: http://scitation.aip.org/termsconditions.
Downloaded to  IP:  128.83.205.78 On: Thu, 26 Mar 2015 19:11:51
